Read/write from real address. Fix address increasing. Load the first block in cache...
[bertos.git] / .gdbinit
1 # The preemptive task switching interferes with debugging
2 handle SIGUSR1 nostop noprint pass
3 handle SIGALRM nostop noprint pass