sam3: new cpu SAM3X8, add I/O base addresses, and update interrupt list
[bertos.git] / .gdbinit
1 # The preemptive task switching interferes with debugging
2 handle SIGUSR1 nostop noprint pass
3 handle SIGALRM nostop noprint pass