Clean up.
[bertos.git] / bertos / cpu / arm / drv / i2c_lpc2.c
1 /**
2  * \file
3  * <!--
4  * This file is part of BeRTOS.
5  *
6  * Bertos is free software; you can redistribute it and/or modify
7  * it under the terms of the GNU General Public License as published by
8  * the Free Software Foundation; either version 2 of the License, or
9  * (at your option) any later version.
10  *
11  * This program is distributed in the hope that it will be useful,
12  * but WITHOUT ANY WARRANTY; without even the implied warranty of
13  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14  * GNU General Public License for more details.
15  *
16  * You should have received a copy of the GNU General Public License
17  * along with this program; if not, write to the Free Software
18  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
19  *
20  * As a special exception, you may use this file as part of a free software
21  * library without restriction.  Specifically, if other files instantiate
22  * templates or use macros or inline functions from this file, or you compile
23  * this file and link it with other files to produce an executable, this
24  * file does not by itself cause the resulting executable to be covered by
25  * the GNU General Public License.  This exception does not however
26  * invalidate any other reasons why the executable file might be covered by
27  * the GNU General Public License.
28  *
29  * Copyright 2010 Develer S.r.l. (http://www.develer.com/)
30  *
31  * -->
32  *
33  * \brief Driver for the LPC23xx I2C (implementation)
34  *
35  */
36
37 #include "cfg/cfg_i2c.h"
38
39 #define LOG_LEVEL  I2C_LOG_LEVEL
40 #define LOG_FORMAT I2C_LOG_FORMAT
41
42 #include <cfg/log.h>
43
44 #include <cfg/debug.h>
45 #include <cfg/macros.h> // BV()
46 #include <cfg/module.h>
47
48 #include <cpu/detect.h>
49 #include <cpu/irq.h>
50
51 #include <drv/timer.h>
52 #include <drv/i2c.h>
53
54 #include <io/lpc23xx.h>
55
56 struct I2cHardware
57 {
58         uint32_t base;
59         uint32_t pconp;
60         uint32_t pinsel_port;
61         uint32_t pinsel;
62         uint32_t pinsel_mask;
63         uint32_t pclksel;
64         uint32_t pclk_mask;
65         uint32_t pclk_div;
66 };
67
68 /*
69  * Wait that SI bit is set.
70  *
71  * Note: this bit is set when the I2C state changes. However, entering
72  * state F8 does not set SI since there is nothing for an interrupt service
73  * routine to do in that case.
74  */
75 #define WAIT_SI(i2c) \
76         do { \
77                 ticks_t start = timer_clock(); \
78                 while( !(HWREG(i2c->hw->base + I2C_CONSET_OFF) & BV(I2CON_SI)) ) \
79                 { \
80                         if (timer_clock() - start > ms_to_ticks(CONFIG_I2C_START_TIMEOUT)) \
81                         { \
82                                 LOG_ERR("Timeout SI assert\n"); \
83                                 LOG_ERR("[%08lx]\n", HWREG(i2c->hw->base + I2C_STAT_OFF)); \
84                                 break; \
85                         } \
86                 } \
87         } while (0)
88
89 static void i2c_hw_restart(I2c *i2c)
90 {
91         // Clear all pending flags.
92         HWREG(i2c->hw->base + I2C_CONCLR_OFF) = BV(I2CON_STAC) | BV(I2CON_SIC) | BV(I2CON_AAC);
93
94         // Set start and ack bit.
95         HWREG(i2c->hw->base + I2C_CONSET_OFF) = BV(I2CON_STA);
96
97         WAIT_SI(i2c);
98 }
99
100
101 static void i2c_hw_stop(I2c *i2c)
102 {
103         /* Set the stop bit */
104         HWREG(i2c->hw->base + I2C_CONSET_OFF) = BV(I2CON_STO);
105         /* Clear pending flags */
106         HWREG(i2c->hw->base + I2C_CONCLR_OFF) = BV(I2CON_STAC) | BV(I2CON_SIC) | BV(I2CON_AAC);
107 }
108
109 static void i2c_lpc2_put(I2c *i2c, uint8_t data)
110 {
111         HWREG(i2c->hw->base + I2C_DAT_OFF) = data;
112         HWREG(i2c->hw->base + I2C_CONCLR_OFF) = BV(I2CON_SIC);
113
114         WAIT_SI(i2c);
115
116         uint32_t status = HWREG(i2c->hw->base + I2C_STAT_OFF);
117
118
119         /* Generate the stop if we finish to send all programmed bytes */
120         if (i2c->xfer_size == 1)
121         {
122                 if (I2C_TEST_STOP(i2c->flags) == I2C_STOP)
123                         i2c_hw_stop(i2c);
124         }
125
126         if (status == I2C_STAT_DATA_NACK)
127         {
128                 LOG_ERR("Data NACK\n");
129                 i2c->errors |= I2C_NO_ACK;
130                 i2c_hw_stop(i2c);
131         }
132         else if ((status == I2C_STAT_ERROR) || (status == I2C_STAT_UNKNOW))
133         {
134                 LOG_ERR("I2C error.\n");
135                 i2c->errors |= I2C_ERR;
136                 i2c_hw_stop(i2c);
137         }
138 }
139
140 static uint8_t i2c_lpc2_get(I2c *i2c)
141 {
142         /*
143          * Set ack bit if we want read more byte, otherwise
144          * we disable it
145          */
146         if (i2c->xfer_size > 1)
147                 HWREG(i2c->hw->base + I2C_CONSET_OFF) = BV(I2CON_AA);
148         else
149                 HWREG(i2c->hw->base + I2C_CONCLR_OFF) = BV(I2CON_AAC);
150
151         HWREG(i2c->hw->base + I2C_CONCLR_OFF) = BV(I2CON_SIC);
152
153         WAIT_SI(i2c);
154
155         uint32_t status = HWREG(i2c->hw->base + I2C_STAT_OFF);
156         uint8_t data = (uint8_t)HWREG(i2c->hw->base + I2C_DAT_OFF);
157
158         if (status == I2C_STAT_RDATA_ACK)
159         {
160                 return data;
161         }
162         else if (status == I2C_STAT_RDATA_NACK)
163         {
164                 /*
165                  * last byte to read generate the stop if
166                  * required
167                  */
168                 if (I2C_TEST_STOP(i2c->flags) == I2C_STOP)
169                         i2c_hw_stop(i2c);
170
171                 return data;
172         }
173         else if ((status == I2C_STAT_ERROR) || (status == I2C_STAT_UNKNOW))
174         {
175                 LOG_ERR("I2C error.\n");
176                 i2c->errors |= I2C_ERR;
177                 i2c_hw_stop(i2c);
178         }
179
180         return 0xFF;
181 }
182
183 MOD_DEFINE(i2c);
184
185 static void i2c_lpc2_start(struct I2c *i2c, uint16_t slave_addr)
186 {
187         if (I2C_TEST_START(i2c->flags) == I2C_START_W)
188         {
189                 ticks_t start = timer_clock();
190                 while (true)
191                 {
192                         i2c_hw_restart(i2c);
193
194                         uint8_t status = HWREG(i2c->hw->base + I2C_STAT_OFF);
195
196                         /* Start status ok, set addres and the R/W bit */
197                         if ((status == I2C_STAT_SEND) || (status == I2C_STAT_RESEND))
198                                 HWREG(i2c->hw->base + I2C_DAT_OFF) = slave_addr & ~I2C_READBIT;
199
200                         /* Clear the start bit and clear the SI bit */
201                         HWREG(i2c->hw->base + I2C_CONCLR_OFF) = BV(I2CON_SIC) | BV(I2CON_STAC);
202
203                         if (status == I2C_STAT_SLAW_ACK)
204                                 break;
205
206                         if (status == I2C_STAT_ARB_LOST)
207                         {
208                                 LOG_ERR("Arbitration lost\n");
209                                 i2c->errors |= I2C_ARB_LOST;
210                                 i2c_hw_stop(i2c);
211                         }
212
213                         if (timer_clock() - start > ms_to_ticks(CONFIG_I2C_START_TIMEOUT))
214                         {
215                                 LOG_ERR("Timeout on I2C START\n");
216                                 i2c->errors |= I2C_NO_ACK;
217                                 i2c_hw_stop(i2c);
218                                 break;
219                         }
220                 }
221         }
222         else if (I2C_TEST_START(i2c->flags) == I2C_START_R)
223         {
224                 i2c_hw_restart(i2c);
225
226                 uint8_t status = HWREG(i2c->hw->base + I2C_STAT_OFF);
227
228                 /* Start status ok, set addres and the R/W bit */
229                 if ((status == I2C_STAT_SEND) || (status == I2C_STAT_RESEND))
230                         HWREG(i2c->hw->base + I2C_DAT_OFF) = slave_addr | I2C_READBIT;
231
232                 /* Clear the start bit and clear the SI bit */
233                 HWREG(i2c->hw->base + I2C_CONCLR_OFF) = BV(I2CON_SIC) | BV(I2CON_STAC);
234
235                 WAIT_SI(i2c);
236
237                 status = HWREG(i2c->hw->base + I2C_STAT_OFF);
238
239                 if (status == I2C_STAT_SLAR_NACK)
240                 {
241                         LOG_ERR("SLAR NACK:%02x\n", status);
242                         i2c->errors |= I2C_NO_ACK;
243                         i2c_hw_stop(i2c);
244                 }
245
246                 if (status == I2C_STAT_ARB_LOST)
247                 {
248                         LOG_ERR("Arbitration lost\n");
249                         i2c->errors |= I2C_ARB_LOST;
250                         i2c_hw_stop(i2c);
251                 }
252         }
253         else
254         {
255                 ASSERT(0);
256         }
257 }
258
259 static const I2cVT i2c_lpc_vt =
260 {
261         .start = i2c_lpc2_start,
262         .get = i2c_lpc2_get,
263         .put = i2c_lpc2_put,
264         .send = i2c_swSend,
265         .recv = i2c_swRecv,
266 };
267
268 struct I2cHardware i2c_lpc2_hw[] =
269 {
270         { /* I2C0 */
271                 .base = I2C0_BASE_ADDR,
272                 .pconp = BV(PCONP_PCI2C0),
273                 .pinsel_port = PINSEL1_OFF,
274                 .pinsel = I2C0_PINSEL,
275                 .pinsel_mask = I2C0_PINSEL_MASK,
276                 .pclksel = PCLKSEL0_OFF,
277                 .pclk_mask = I2C0_PCLK_MASK,
278                 .pclk_div = I2C0_PCLK_DIV8,
279         },
280         { /* I2C1 */
281                 .base = I2C1_BASE_ADDR,
282                 .pconp = BV(PCONP_PCI2C1),
283                 .pinsel_port = PINSEL0_OFF,
284                 .pinsel = I2C1_PINSEL,
285                 .pinsel_mask = I2C1_PINSEL_MASK,
286                 .pclksel = PCLKSEL1_OFF,
287                 .pclk_mask = I2C1_PCLK_MASK,
288                 .pclk_div = I2C1_PCLK_DIV8,
289         },
290         { /* I2C2 */
291                 .base = I2C2_BASE_ADDR,
292                 .pconp = BV(PCONP_PCI2C2),
293                 .pinsel_port = PINSEL0_OFF,
294                 .pinsel = I2C2_PINSEL,
295                 .pinsel_mask = I2C2_PINSEL_MASK,
296                 .pclksel = PCLKSEL1_OFF,
297                 .pclk_mask = I2C2_PCLK_MASK,
298                 .pclk_div = I2C2_PCLK_DIV8,
299         },
300 };
301
302 /**
303  * Initialize I2C module.
304  */
305 void i2c_hw_init(I2c *i2c, int dev, uint32_t clock)
306 {
307         i2c->hw = &i2c_lpc2_hw[dev];
308         i2c->vt = &i2c_lpc_vt;
309
310         /* Enable I2C clock */
311         PCONP |= i2c->hw->pconp;
312
313         ASSERT(clock <= 400000);
314
315         HWREG(i2c->hw->base + I2C_CONCLR_OFF) = BV(I2CON_I2ENC) | BV(I2CON_STAC) | BV(I2CON_SIC) | BV(I2CON_AAC);
316
317         /*
318          * Bit Frequency = Fplk / (I2C_I2SCLH + I2C_I2SCLL)
319          * value of I2SCLH and I2SCLL must be different
320          */
321         HWREG(SCB_BASE_ADDR + i2c->hw->pclksel) &= ~i2c->hw->pclk_mask;
322         HWREG(SCB_BASE_ADDR + i2c->hw->pclksel) |= i2c->hw->pclk_div;
323
324         HWREG(i2c->hw->base + I2C_SCLH_OFF) = (((CPU_FREQ / 8) / clock) / 2) + 1;
325         HWREG(i2c->hw->base + I2C_SCLL_OFF) = (((CPU_FREQ / 8) / clock) / 2);
326
327         ASSERT(HWREG(i2c->hw->base + I2C_SCLH_OFF) > 4);
328         ASSERT(HWREG(i2c->hw->base + I2C_SCLL_OFF) > 4);
329
330         /* Assign pins to SCL and SDA */
331         HWREG(PINSEL_BASE_ADDR + i2c->hw->pinsel_port) &= ~i2c->hw->pinsel_mask;
332         HWREG(PINSEL_BASE_ADDR + i2c->hw->pinsel_port) |= i2c->hw->pinsel;
333
334         // Enable I2C
335         HWREG(i2c->hw->base + I2C_CONSET_OFF) = BV(I2CON_I2EN);
336
337         MOD_INIT(i2c);
338 }