4 * This file is part of BeRTOS.
6 * Bertos is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
20 * As a special exception, you may use this file as part of a free software
21 * library without restriction. Specifically, if other files instantiate
22 * templates or use macros or inline functions from this file, or you compile
23 * this file and link it with other files to produce an executable, this
24 * file does not by itself cause the resulting executable to be covered by
25 * the GNU General Public License. This exception does not however
26 * invalidate any other reasons why the executable file might be covered by
27 * the GNU General Public License.
29 * Copyright 2008 Develer S.r.l. (http://www.develer.com/)
34 * \brief PWM hardware-specific implementation
36 * \author Daniele Basile <asterix@develer.com>
40 #include "hw/pwm_map.h"
41 #include <hw/hw_cpufreq.h>
42 #include "cfg/cfg_pwm.h"
44 // Define logging setting (for cfg/log.h module).
45 #define LOG_LEVEL PWM_LOG_LEVEL
46 #define LOG_FORMAT PWM_LOG_FORMAT
49 #include <cfg/macros.h>
50 #include <cfg/debug.h>
56 * Register structure for pwm driver.
57 * This array content all data and register pointer
58 * to manage pwm peripheral device.
60 static PwmChannel pwm_map[PWM_CNT] =
66 .mode_reg = &PWM_CMR0,
67 .duty_reg = &PWM_CDTY0,
68 .period_reg = &PWM_CPRD0,
69 .update_reg = &PWM_CUPD0,
75 .mode_reg = &PWM_CMR1,
76 .duty_reg = &PWM_CDTY1,
77 .period_reg = &PWM_CPRD1,
78 .update_reg = &PWM_CUPD1,
84 .mode_reg = &PWM_CMR2,
85 .duty_reg = &PWM_CDTY2,
86 .period_reg = &PWM_CPRD2,
87 .update_reg = &PWM_CUPD2,
93 .mode_reg = &PWM_CMR3,
94 .duty_reg = &PWM_CDTY3,
95 .period_reg = &PWM_CPRD3,
96 .update_reg = &PWM_CUPD3,
102 * Get preiod from select channel
106 pwm_period_t pwm_hw_getPeriod(PwmDev dev)
108 return *pwm_map[dev].period_reg;
112 * Set pwm waveform frequecy.
116 void pwm_hw_setFrequency(PwmDev dev, uint32_t freq)
120 for(int i = 0; i <= PWM_HW_MAX_PRESCALER_STEP; i++)
122 period = CPU_FREQ / (BV(i) * freq);
123 LOG_INFO("period[%ld], prescale[%d]\n", period, i);
124 if ((period < PWM_HW_MAX_PERIOD) && (period != 0))
126 //Clean previous channel prescaler, and set new
127 *pwm_map[dev].mode_reg &= ~PWM_CPRE_MCK_MASK;
128 *pwm_map[dev].mode_reg |= i;
130 *pwm_map[dev].period_reg = period;
135 LOG_INFO("PWM ch[%d] period[%ld]\n", dev, period);
139 * Set pwm duty cycle.
141 * \a duty value 0 - 2^16
143 void pwm_hw_setDutyUnlock(PwmDev dev, uint16_t duty)
145 ASSERT(duty <= (uint16_t)*pwm_map[dev].period_reg);
149 * If polarity flag is true we must invert
152 if (pwm_map[dev].pol)
154 duty = (uint16_t)*pwm_map[dev].period_reg - duty;
155 LOG_INFO("Inverted duty[%d], pol[%d]\n", duty, pwm_map[dev].pol);
159 * WARNING: is forbidden to write 0 to duty cycle value,
160 * and so for duty = 0 we must enable PIO and clear output!
164 PWM_PIO_CODR = pwm_map[dev].pwm_pin;
165 PWM_PIO_PER = pwm_map[dev].pwm_pin;
166 pwm_map[dev].duty_zero = true;
170 PWM_PIO_PDR = pwm_map[dev].pwm_pin;
171 PWM_PIO_ABSR = pwm_map[dev].pwm_pin;
173 *pwm_map[dev].update_reg = duty;
174 pwm_map[dev].duty_zero = false;
178 LOG_INFO("PWM ch[%d] duty[%d], period[%ld]\n", dev, duty, *pwm_map[dev].period_reg);
183 * Enable select pwm channel
185 void pwm_hw_enable(PwmDev dev)
187 if (!pwm_map[dev].duty_zero)
189 PWM_PIO_PDR = pwm_map[dev].pwm_pin;
190 PWM_PIO_ABSR = pwm_map[dev].pwm_pin;
195 * Disable select pwm channel
197 void pwm_hw_disable(PwmDev dev)
199 PWM_PIO_PER = pwm_map[dev].pwm_pin;
203 * Set PWM polarity to select pwm channel
205 void pwm_hw_setPolarity(PwmDev dev, bool pol)
207 pwm_map[dev].pol = pol;
208 LOG_INFO("Set pol[%d]\n", pwm_map[dev].pol);
214 void pwm_hw_init(void)
219 * WARNING: is forbidden to write 0 to duty cycle value,
220 * and so for duty = 0 we must enable PIO and clear output!
221 * - clear PIO outputs
222 * - enable PIO outputs
223 * - Disable PIO and enable PWM functions
226 PWM_PIO_CODR = BV(PWM0) | BV(PWM1) | BV(PWM2) | BV(PWM3);
227 PWM_PIO_OER = BV(PWM0) | BV(PWM1) | BV(PWM2) | BV(PWM3);
228 PWM_PIO_PDR = BV(PWM0) | BV(PWM1) | BV(PWM2) | BV(PWM3);
229 PWM_PIO_ABSR = BV(PWM0) | BV(PWM1) | BV(PWM2) | BV(PWM3);
230 PMC_PCER |= BV(PWMC_ID);
232 /* Disable all channels. */
233 PWM_DIS = 0xFFFFFFFF;
234 /* Disable prescalers A and B */
239 * - set period alidned to left
240 * - set output waveform to start at high level
241 * - allow duty cycle modify at next period event
243 for (int ch = 0; ch < PWM_CNT; ch++)
245 *pwm_map[ch].mode_reg = 0;
246 *pwm_map[ch].mode_reg = BV(PWM_CPOL);