4 * This file is part of BeRTOS.
6 * Bertos is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
20 * As a special exception, you may use this file as part of a free software
21 * library without restriction. Specifically, if other files instantiate
22 * templates or use macros or inline functions from this file, or you compile
23 * this file and link it with other files to produce an executable, this
24 * file does not by itself cause the resulting executable to be covered by
25 * the GNU General Public License. This exception does not however
26 * invalidate any other reasons why the executable file might be covered by
27 * the GNU General Public License.
29 * Copyright 2011 Develer S.r.l. (http://www.develer.com/)
32 * \brief HSMCI driver implementation.
34 * \author Daniele Basile <asterix@develer.com>
38 #include "hsmci_sam3.h"
40 #include <drv/timer.h>
42 #include <drv/irq_cm3.h>
46 /** DMA Transfer Descriptor as well as Linked List Item */
47 typedef struct DmacDesc
49 uint32_t src_addr; /**< Source buffer address */
50 uint32_t dst_addr; /**< Destination buffer address */
51 uint32_t ctrl_a; /**< Control A register settings */
52 uint32_t ctrl_b; /**< Control B register settings */
53 uint32_t dsc_addr; /**< Next descriptor address */
59 #define HSMCI_CLK_DIV(RATE) ((CPU_FREQ / (RATE << 1)) - 1)
61 #define HSMCI_ERROR_MASK (BV(HSMCI_SR_RINDE) | \
62 BV(HSMCI_SR_RDIRE) | \
63 BV(HSMCI_SR_RCRCE) | \
64 BV(HSMCI_SR_RENDE) | \
66 BV(HSMCI_SR_DCRCE) | \
68 BV(HSMCI_SR_CSTOE) | \
69 BV(HSMCI_SR_BLKOVRE) | \
73 #define HSMCI_RESP_ERROR_MASK (BV(HSMCI_SR_RINDE) | BV(HSMCI_SR_RDIRE) \
74 | BV(HSMCI_SR_RENDE)| BV(HSMCI_SR_RTOE))
76 #define HSMCI_DATA_ERROR_MASK (BV(HSMCI_SR_DCRCE) | BV(HSMCI_SR_DTOE))
78 #define HSMCI_READY_MASK (BV(HSMCI_SR_CMDRDY) | BV(HSMCI_SR_NOTBUSY))
82 } while (!(HSMCI_SR & BV(HSMCI_SR_CMDRDY)))
85 #define HSMCI_WAIT_DATA_RDY()\
88 } while (!(HSMCI_SR & BV(HSMCI_SR_RXRDY)))
90 #define HSMCI_ERROR() (HSMCI_SR & HSMCI_ERROR_MASK)
92 #define HSMCI_HW_INIT() \
94 PIOA_PDR = BV(19) | BV(20) | BV(21) | BV(22) | BV(23) | BV(24); \
95 PIO_PERIPH_SEL(PIOA_BASE, BV(19) | BV(20) | BV(21) | BV(22) | BV(23) | BV(24), PIO_PERIPH_A); \
99 #define STROBE_ON() PIOB_SODR = BV(13)
100 #define STROBE_OFF() PIOB_CODR = BV(13)
101 #define STROBE_INIT() \
107 static DECLARE_ISR(hsmci_irq)
109 uint32_t status = HSMCI_SR;
110 if (status & BV(HSMCI_IER_DMADONE))
112 kputs("\n\nfatto\n\n");
117 static DECLARE_ISR(dmac_irq)
119 uint32_t stat = DMAC_EBCISR;
121 if (stat & BV(DMAC_EBCISR_ERR3))
123 kprintf("err %08lx\n", stat);
127 void hsmci_readResp(uint32_t *resp, size_t len)
131 for (size_t i = 0; i < len ; i++)
132 resp[i] = HSMCI_RSPR;
135 bool hsmci_sendCmd(uint8_t index, uint32_t argument, uint32_t reply_type)
140 HSMCI_ARGR = argument;
141 HSMCI_CMDR = index | reply_type | BV(HSMCI_CMDR_MAXLAT);// | BV(HSMCI_CMDR_OPDCMD);
143 uint32_t status = HSMCI_SR;
144 while (!(status & BV(HSMCI_SR_CMDRDY)))
146 if (status & HSMCI_RESP_ERROR_MASK)
158 INLINE void hsmci_setBlockSize(size_t blk_size)
160 HSMCI_IER = BV(HSMCI_IER_DMADONE);
161 HSMCI_DMA |= BV(HSMCI_DMA_DMAEN);
162 HSMCI_BLKR = blk_size << HSMCI_BLKR_BLKLEN_SHIFT;
165 void hsmci_prgTxDMA(uint32_t *buf, size_t word_num, size_t blk_size)
168 hsmci_setBlockSize(blk_size);
170 DMAC_CHDR = BV(DMAC_CHDR_DIS0);
172 DMAC_SADDR0 = (uint32_t)buf;
173 DMAC_DADDR0 = (uint32_t)&HSMCI_TDR;
176 DMAC_CTRLA0 = (word_num & DMAC_CTRLA_BTSIZE_MASK) |
177 DMAC_CTRLA_SRC_WIDTH_WORD | DMAC_CTRLA_DST_WIDTH_WORD;
178 DMAC_CTRLB0 = (BV(DMAC_CTRLB_SRC_DSCR) | BV(DMAC_CTRLB_DST_DSCR) | DMAC_CTRLB_FC_MEM2PER_DMA_FC |
179 DMAC_CTRLB_DST_INCR_FIXED | DMAC_CTRLB_SRC_INCR_INCREMENTING | BV(DMAC_CTRLB_IEN));
181 kprintf("SDDR %08lx\n", DMAC_SADDR0);
182 kprintf("DDDR %08lx\n", DMAC_DADDR0);
183 kprintf("CTRA %08lx\n", DMAC_CTRLA0);
184 kprintf("CTRB %08lx\n", DMAC_CTRLB0);
185 kprintf("EBCI %08lx\n", DMAC_EBCISR);
186 kprintf("CHSR %08lx\n", DMAC_CHSR);
188 ASSERT(!(DMAC_CHSR & BV(DMAC_CHSR_ENA0)));
189 DMAC_CHER = BV(DMAC_CHER_ENA0);
193 void hsmci_prgRxDMA(uint32_t *buf, size_t word_num, size_t blk_size)
195 hsmci_setBlockSize(blk_size);
197 DMAC_CHDR = BV(DMAC_CHDR_DIS0);
199 DMAC_SADDR0 = (uint32_t)&HSMCI_RDR;
200 DMAC_DADDR0 = (uint32_t)buf;
203 DMAC_CTRLA0 = (word_num & DMAC_CTRLA_BTSIZE_MASK) |
204 DMAC_CTRLA_SRC_WIDTH_WORD | DMAC_CTRLA_DST_WIDTH_WORD;
205 DMAC_CTRLB0 = (BV(DMAC_CTRLB_SRC_DSCR) | BV(DMAC_CTRLB_DST_DSCR) | DMAC_CTRLB_FC_PER2MEM_DMA_FC |
206 DMAC_CTRLB_DST_INCR_INCREMENTING | DMAC_CTRLB_SRC_INCR_FIXED | BV(DMAC_CTRLB_IEN));
208 kprintf("SDDR %08lx\n", DMAC_SADDR0);
209 kprintf("DDDR %08lx\n", DMAC_DADDR0);
210 kprintf("CTRA %08lx\n", DMAC_CTRLA0);
211 kprintf("CTRB %08lx\n", DMAC_CTRLB0);
212 kprintf("EBCI %08lx\n", DMAC_EBCISR);
213 kprintf("CHSR %08lx\n", DMAC_CHSR);
215 ASSERT(!(DMAC_CHSR & BV(DMAC_CHSR_ENA0)));
216 DMAC_CHER = BV(DMAC_CHER_ENA0);
220 void hsmci_waitTransfer(void)
222 while (!(HSMCI_SR & BV(HSMCI_SR_XFRDONE)))
226 void hsmci_setSpeed(uint32_t data_rate, int flag)
229 HSMCI_CFG |= BV(HSMCI_CFG_HSMODE);
231 HSMCI_CFG &= ~BV(HSMCI_CFG_HSMODE);
233 HSMCI_MR = HSMCI_CLK_DIV(data_rate) | ((0x7u << HSMCI_MR_PWSDIV_SHIFT) & HSMCI_MR_PWSDIV_MASK);
238 void hsmci_init(Hsmci *hsmci)
245 pmc_periphEnable(HSMCI_ID);
246 HSMCI_CR = BV(HSMCI_CR_SWRST);
247 HSMCI_CR = BV(HSMCI_CR_PWSDIS) | BV(HSMCI_CR_MCIDIS);
248 HSMCI_IDR = 0xFFFFFFFF;
250 HSMCI_DTOR = 0xFF | HSMCI_DTOR_DTOMUL_1048576;
251 HSMCI_CSTOR = 0xFF | HSMCI_CSTOR_CSTOMUL_1048576;
252 HSMCI_MR = HSMCI_CLK_DIV(HSMCI_INIT_SPEED) | ((0x7u << HSMCI_MR_PWSDIV_SHIFT) & HSMCI_MR_PWSDIV_MASK) | BV(HSMCI_MR_RDPROOF);
253 HSMCI_CFG = BV(HSMCI_CFG_FIFOMODE) | BV(HSMCI_CFG_FERRCTRL);
255 sysirq_setHandler(INT_HSMCI, hsmci_irq);
256 HSMCI_CR = BV(HSMCI_CR_MCIEN);
261 DMAC_EBCIDR = 0x3FFFFF;
263 DMAC_CFG0 = BV(DMAC_CFG_SRC_H2SEL) | DMAC_CFG_FIFOCFG_ALAP_CFG | (0x1 << DMAC_CFG_AHB_PROT_SHIFT);
265 pmc_periphEnable(DMAC_ID);
266 DMAC_EN = BV(DMAC_EN_ENABLE);
267 sysirq_setHandler(INT_DMAC, dmac_irq);
269 DMAC_EBCIER = BV(DMAC_EBCIER_BTC0) | BV(DMAC_EBCIER_ERR0);