4 * This file is part of BeRTOS.
6 * Bertos is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
20 * As a special exception, you may use this file as part of a free software
21 * library without restriction. Specifically, if other files instantiate
22 * templates or use macros or inline functions from this file, or you compile
23 * this file and link it with other files to produce an executable, this
24 * file does not by itself cause the resulting executable to be covered by
25 * the GNU General Public License. This exception does not however
26 * invalidate any other reasons why the executable file might be covered by
27 * the GNU General Public License.
29 * Copyright 2010 Develer S.r.l. (http://www.develer.com/)
33 * \brief LM3S debug support (implementation).
35 * \author Andrea Righi <arighi@develer.com>
38 #include <cfg/cfg_debug.h>
39 #include <cfg/macros.h> /* for BV() */
40 #include <drv/clock_lm3s.h> /* lm3s_busyWait() */
41 #include <drv/gpio_lm3s.h>
42 #include <drv/ser_lm3s.h>
43 #include "kdebug_lm3s.h"
45 #if CONFIG_KDEBUG_PORT == 0
46 #define UART_BASE UART0_BASE
47 #define UART_GPIO_BASE GPIO_PORTA_BASE
48 #define UART_PINS (BV(1) | BV(0))
49 #define UART_REG_SYSCTL SYSCTL_RCGC2_GPIOA
50 #elif CONFIG_KDEBUG_PORT == 1
51 #define UART_BASE UART1_BASE
52 #define UART_GPIO_BASE GPIO_PORTD_BASE
53 #define UART_PINS (BV(3) | BV(2))
54 #define UART_REG_SYSCTL SYSCTL_RCGC2_GPIOD
55 #elif CONFIG_KDEBUG_PORT == 2
56 #define UART_BASE UART2_BASE
57 #define UART_GPIO_BASE GPIO_PORTG_BASE
58 #define UART_PINS (BV(1) | BV(0))
59 #define UART_REG_SYSCTL SYSCTL_RCGC2_GPIOG
61 #error "UART port not supported in this board"
64 #define KDBG_WAIT_READY() while (!lm3s_uartReady(UART_BASE)) {}
65 #define KDBG_WAIT_TXDONE() while (!lm3s_uartTxDone(UART_BASE)) {}
67 #define KDBG_WRITE_CHAR(c) do { lm3s_uartPutCharNonBlocking(UART_BASE, c); } while(0)
69 /* Debug unit is used only for debug purposes so does not generate interrupts. */
70 #define KDBG_MASK_IRQ(old) do { (void)old; } while(0)
72 /* Debug unit is used only for debug purposes so does not generate interrupts. */
73 #define KDBG_RESTORE_IRQ(old) do { (void)old; } while(0)
75 typedef uint32_t kdbg_irqsave_t;
77 INLINE void uart_hw_config(void)
79 unsigned long div, baud = CONFIG_KDEBUG_BAUDRATE;
80 bool hi_speed = false;
82 if (baud * 16 > CPU_FREQ)
87 div = (CPU_FREQ * 8 / baud + 1) / 2;
89 lm3s_uartDisable(UART_BASE);
91 HWREG(UART_BASE + UART_O_CTL) |= UART_CTL_HSE;
93 HWREG(UART_BASE + UART_O_CTL) &= ~UART_CTL_HSE;
94 /* Set the baud rate */
95 HWREG(UART_BASE + UART_O_IBRD) = div / 64;
96 HWREG(UART_BASE + UART_O_FBRD) = div % 64;
97 /* Set word lenght and parity */
98 HWREG(UART_BASE + UART_O_LCRH) = UART_LCRH_WLEN_8;
99 lm3s_uartClear(UART_BASE);
100 lm3s_uartEnable(UART_BASE);
103 INLINE void kdbg_hw_init(void)
105 uint32_t reg_clock = 1 << CONFIG_KDEBUG_PORT;
107 /* Enable the peripheral clock */
108 SYSCTL_RCGC1_R |= reg_clock;
109 SYSCTL_RCGC2_R |= UART_REG_SYSCTL;
112 /* Configure GPIO pins to work as UART pins */
113 lm3s_gpioPinConfig(UART_GPIO_BASE, UART_PINS,
114 GPIO_DIR_MODE_HW, GPIO_STRENGTH_2MA, GPIO_PIN_TYPE_STD);
116 /* Low-level UART configuration */