X-Git-Url: https://codewiz.org/gitweb?a=blobdiff_plain;f=bertos%2Fcpu%2Fcortex-m3%2Fscripts%2Fcortex-m3_ram.ld;fp=bertos%2Fcpu%2Fcortex-m3%2Fscripts%2Fcortex-m3_ram.ld;h=df75798849a5d267b55a3305e57533b5cb837cec;hb=e246ec67f269cbe2925e91a6900b8a4d746ded8f;hp=0000000000000000000000000000000000000000;hpb=5fd323fa3c1ac486d973338e575b34e9948bfb69;p=bertos.git

diff --git a/bertos/cpu/cortex-m3/scripts/cortex-m3_ram.ld b/bertos/cpu/cortex-m3/scripts/cortex-m3_ram.ld
new file mode 100644
index 00000000..df757988
--- /dev/null
+++ b/bertos/cpu/cortex-m3/scripts/cortex-m3_ram.ld
@@ -0,0 +1,109 @@
+/**
+ * \file
+ * <!--
+ * This file is part of BeRTOS.
+ *
+ * Bertos is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
+ *
+ * As a special exception, you may use this file as part of a free software
+ * library without restriction.  Specifically, if other files instantiate
+ * templates or use macros or inline functions from this file, or you compile
+ * this file and link it with other files to produce an executable, this
+ * file does not by itself cause the resulting executable to be covered by
+ * the GNU General Public License.  This exception does not however
+ * invalidate any other reasons why the executable file might be covered by
+ * the GNU General Public License.
+ *
+ * Copyright 2008 Develer S.r.l. (http://www.develer.com/)
+ *
+ * -->
+ *
+ * \author Manuele Fanelli <qwert@develer.com>
+ *
+ * \brief Script for Cortex M3 family processors.
+ *
+ */
+
+OUTPUT_FORMAT("elf32-littlearm", "elf32-bigarm", "elf32-littlearm")
+OUTPUT_ARCH(arm)
+
+/*
+ * Define stack size here
+ */
+STACK_SIZE = 0x1000;
+
+/*
+ * Allocate section memory
+ */
+SECTIONS
+{
+	.text :
+	{
+		KEEP(*(.vectors));
+		. = ALIGN (4);
+		KEEP(*(.init));
+		. = ALIGN (4);
+		*(.rodata .rodata.*);
+		. = ALIGN (4);
+		*(.text .text.*);
+		. = ALIGN (4);
+		*(.glue_7t);
+		. = ALIGN(4);
+		*(.glue_7);
+		. = ALIGN(4);
+	} > ram
+
+	__text_end = .;
+	PROVIDE (__text_end = .);
+
+	.data : AT (__text_end)
+	{
+		. = ALIGN (0x400);
+		PROVIDE (__data_start = .);
+		*(vtable)
+		*(.data .data.*)
+		. = ALIGN (4);
+		_edata = .;
+		PROVIDE (__data_end = .);
+	} > ram
+
+	.bss :
+	{
+		PROVIDE (__bss_start = .);
+		*(.bss .bss.*)
+		. = ALIGN(4);
+		*(COMMON)
+		. = ALIGN(4);
+		PROVIDE (__bss_end = .);
+	} > ram
+
+	/*
+	 * Allocated stack at the end of bss section.
+	 * Data heap is allocate at end of stack.
+	 */
+	PROVIDE (__msp_start = .);
+	. = ALIGN(8);
+	. += STACK_SIZE;
+	PROVIDE (__msp_end = .);
+
+	PROVIDE (__psp_start = .);
+	. = ALIGN(8);
+	. += STACK_SIZE;
+	PROVIDE (__psp_end = .);
+
+	PROVIDE (__heap_start = .);
+	. = ALIGN(8);
+}
+