4 * This file is part of BeRTOS.
6 * Bertos is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
20 * As a special exception, you may use this file as part of a free software
21 * library without restriction. Specifically, if other files instantiate
22 * templates or use macros or inline functions from this file, or you compile
23 * this file and link it with other files to produce an executable, this
24 * file does not by itself cause the resulting executable to be covered by
25 * the GNU General Public License. This exception does not however
26 * invalidate any other reasons why the executable file might be covered by
27 * the GNU General Public License.
29 * Copyright 2011 Develer S.r.l. (http://www.develer.com/)
33 * \brief HSMCI driver functions.
35 * \author Daniele Basile <asterix@develer.com>
38 #ifndef DRV_HSMCI_SAM3_H
39 #define DRV_HSMCI_SAM3_H
41 #include <cfg/macros.h>
42 #include <cfg/debug.h>
46 #define CMD8_V_RANGE_CHECK_PAT 0xAA
47 #define CMD8_V_RANGE_27V_36V (0x100 | CMD8_V_RANGE_CHECK_PAT)
48 #define CMD8_V_RANGE_LOW (0x1000 | CMD8_V_RANGE_CHECK_PAT)
49 #define CMD8_V_ECHO_REPLY 0xFF
50 #define CMD8_SUPP_V_RANGE_REPLY 0xFF00
53 #define SD_OCR_CCS BV(30) /**< SD Card Capacity Status (CCS) */
54 #define SD_OCR_BUSY BV(31) /**< SD/MMC Card power up status bit (busy) */
56 #define SD_OCR_VDD_27_28 BV(15)
57 #define SD_OCR_VDD_28_29 BV(16)
58 #define SD_OCR_VDD_29_30 BV(17)
59 #define SD_OCR_VDD_30_31 BV(18)
60 #define SD_OCR_VDD_31_32 BV(19)
61 #define SD_OCR_VDD_32_33 BV(20)
64 #define SD_HOST_VOLTAGE_RANGE (SD_OCR_VDD_27_28 | \
71 #define HSMCI_CHECK_BUSY() \
74 } while (!(HSMCI_SR & BV(HSMCI_SR_NOTBUSY)))
77 #define HSMCI_INIT_SPEED 400000
83 INLINE void hsmci_enableIrq(void)
85 HSMCI_IER = BV(HSMCI_IER_RTOE);
88 INLINE void hsmci_disableIrq(void)
90 HSMCI_IDR = BV(HSMCI_IER_RTOE);
93 INLINE void hsmci_setBusWidth(size_t len)
101 HSMCI_SDCR = (sdcsel << HSMCI_SDCR_SDCBUS_SHIFT) & HSMCI_SDCR_SDCBUS_MASK;
104 void hsmci_readResp(uint32_t *resp, size_t len);
105 bool hsmci_sendCmd(uint8_t index, uint32_t argument, uint32_t reply_type);
107 void hsmci_prgRxDMA(uint32_t *buf, size_t word_num, size_t blk_size);
108 void hsmci_prgTxDMA(uint32_t *buf, size_t word_num, size_t blk_size);
109 void hsmci_waitTransfer(void);
111 void hsmci_setSpeed(uint32_t data_rate, int flag);
116 void hsmci_init(Hsmci *hsmci);
118 #endif /* DRV_HSMCI_SAM3_H */